Efficiency modeling for MHz DCDC converters at 40 V input voltage range

Wittmann, J.; Seidel, A.; Wicht, B.

Size and cost of a switched mode power supply can be reduced by increasing the switching frequency. This leads especially at a high input voltage to a decreasing efficiency caused by switching losses. Conventional calculations are not suitable to predict the efficiency as parasitic capacitances have a significant loss contribution. This paper presents an analytical efficiency model which considers parasitic capacitances separately and calculates the power loss contribution of each capacitance to any resistive element. The proposed model is utilized for efficiency optimization of converters with switching frequencies > 10 MHz and input voltages up to 40 V. For experimental evaluation a DCDC converter was manufactured in a 180 nm HV BiCMOS technology. The model matches a transistor level simulation and measurement results with an accuracy better than 3.5 %. The accuracy of the parasitic capacitances of the high voltage transistor determines the overall accuracy of the efficiency model. Experimental capacitor measurements can be fed into the model. Based on the model, different architectures have been studied.



Wittmann, J. / Seidel, A. / Wicht, B.: Efficiency modeling for MHz DCDC converters at 40 V input voltage range. 2014. Copernicus Publications.


12 Monate:

Grafik öffnen


Rechteinhaber: J. Wittmann et al.

Nutzung und Vervielfältigung: