FPGA implementation of trellis decoders for linear block codes

Scholl, S.; Leonardi, E.; Wehn, N.

Forward error correction based on trellises has been widely adopted for convolutional codes. Because of their efficiency, they have also gained a lot of interest from a theoretic and algorithm point of view for the decoding of block codes. In this paper we present for the first time hardware architectures and implementations for trellis decoding of block codes. A key feature is the use of a sophisticated permutation network, the Banyan network, to implement the time varying structure of the trellis. We have implemented the Viterbi and the max-log-MAP algorithm in different folded versions on a Xilinx Virtex 6 FPGA.

Zitieren

Zitierform:

Scholl, S. / Leonardi, E. / Wehn, N.: FPGA implementation of trellis decoders for linear block codes. 2014. Copernicus Publications.

Zugriffsstatistik

Gesamt:
Volltextzugriffe:
Metadatenansicht:
12 Monate:
Volltextzugriffe:
Metadatenansicht:

Grafik öffnen

Rechte

Rechteinhaber: S. Scholl et al.

Nutzung und Vervielfältigung:

Export